A challenge faced by experimenters interested in exploring hybrid quantum systems is how to integrate and interconnect different materials and different substrates in a quantum-coherent fashion. Here we present a simple and inexpensive flip-chip bonding process, suitable for integrating hybrid quantum devices on chips from different substrates, prepared using separate processes. The process only requires equipment and materials used routinely for contact photolithography, and it is possible to undo the bonding and reuse the separate chips. The technique is relatively gentle, requiring minimal compressive force, and is thus compatible with a wide range of different substrates and materials. Unlike indium-based bonding, this process does not establish a galvanic connection between the two chips, but as we show, in some situations this is not necessary. We demonstrate the technique using lithographically-patterned quarter-wave coplanar waveguide resonators, fabricated on one chip, and couple these inductively to a transmission line patterned lithographically on a separate chip. The two chips have a vertical inter-chip gap of about 7 µm, and we can repeatedly achieve lateral alignments of better than 2 µm. We measure electromagnetic resonances with low-power (∼ 1 photon) internal quality factors Q i around 5 × 10 5 , comparable to single-chip performances, with as-designed coupling quality factors Q c ranging from 2 × 10 2 to 5 × 10 5 .
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Hybrid quantum systems, comprising multiple interacting quantum devices, represent a flexible approach to solving a range of scientific and practical problems. Such approaches enable, for example, the integration of systems with distinct performance advantages, such as high-fidelity gates in one system combined with long coherence times in another.
1-8 However, it is technically challenging to integrate devices that involve incompatible materials or fabrication processes. One approach, borrowed from the semiconductor industry, is flip-chip integration, where two separate chips are joined faceto-face. 9, 10 Recently, efforts to scale up superconducting quantum circuits have involved flip-chip integration with indium bump-bonds, where the indium establishes a superconducting galvanic connection between the two chips. 11, 12 While promising, these processes involve multiple metallization steps with challenging surface treatments, require significant compressive force to establish good bonding, and the bonding itself is performed with expensive, specialized equipment.
Here we present an alternative, simple and highly accessible method for flip-chip integration. Instead of making galvanic connections with metal bumps, we bond the substrates using dried photoresist; other materials could be used, but this allows re-use of the chips by releasing in a photoresist solvent such as acea) Present address: Google, Santa Barbara, California 93117, USA b) Electronic mail: anc@uchicago.edu tone. The chip-to-chip vertical spacing is established using photolithographically-patterned epoxy spacers. The thickness of the spacers can range from 1 µm to 100 µm, set by the available cured epoxy thicknesses. After manually applying a small amount of photoresist to the periphery of one chip, we place the chips in a standard contact mask aligner, align the chips, and bring them into contact, holding them in place while allowing the photoresist to dry. This involves just one lithographic process beyond what is needed to fabricate the individual chips, and it uses no bonding-specific equipment or materials. We emphasize that this method does not establish a galvanic connection between the chips, so care must be taken to avoid extraneous resonances if microwave frequencies are involved. The two chips communicate across the vacuum gap, for example with inductive or capacitive coupling, as described below.
Superconducting circuits are very sensitive to material loss [13] [14] [15] [16] , and the photoresist and photodefined-epoxy involved in this procedure could be problematic. We test this with a simple experiment where we bond superconducting coplanar waveguide resonators on one chip to a transmission line probe on the second chip, providing a good proxy for qubit measurements 17, 18 . We use a standard "hanger" measurement configuration where we measure the transmission coefficient S 21 through a transmission line that is coupled to a series of parallel coplanar waveguide resonators, but where the resonators and transmission line are on separate chips. In this experiment, resonators and transmission line are patterned on sapphire substrates, but this technique works with a wide variety of materials. For example, in Ref. 7 , a superconducting qubit patterned on sapphire is coupled using this technique to a surface acoustic wave resonator patterned on lithium niobate. As there is no galvanic connection between the chips, they interact through free-space coupled electromagnetic fields. Two straightforward methods to engineer the coupling is via an inter-chip capacitance or a mutual inductance. Inductive coupling has a weaker dependence on the inter-chip vertical spacing d and can be established separately from the strong capacitive coupling between the (electrically separate) ground planes of the two chips. Inductive coupling is also compatible with superconducting coupling strategies involving tunable Josephson inductances. 7, 19 In Fig. 1 , we illustrate the method we use here, comprising inductive coupling between planar circuits on separate chips, achieved using short lengths of coplanar waveguide on each chip, aligned parallel to one another. Each coplanar waveguide is shorted to its respective ground plane, vertically separated by a distance d, as shown in Fig. 1a . Each coplanar waveguide segment acts as an inductor L, and in this arrangement, they share a mutual inductance M ; the equivalent circuit is drawn in Fig. 1b .
We numerically simulate this geometry with finite element software (Sonnet Software, 126 N. Salina St., Syracuse NY 13202 USA), extracting the inductances L and M from the impedance matrix Z. 20 The ratio M/L, which can be at most unity, is a useful measure of the coupling we can achieve between the two chips. In Fig. 1c , we plot the simulated inductive coupling ratio M/L versus inter-chip distance d for this chosen geometry, with different ground-to-center strip spacings s. For comparison, we plot the 1/d dependence of a parallel-plate capacitor. The ratio M/L scales much more favorably with inter-chip distance d, decreasing by only about a factor of two as we change d from 2 µm to 20 µm. This weak distance dependence makes it easier to achieve strong and predictable interactions with larger (∼10 µm) interchip distances, and makes the design robust to fabrication and assembly variations. We note that the ratio M/L does not reach unity because of the inductance of the non-overlapping portions of coplanar waveguide. In Fig. 1d , we show the effect of lateral misalignment ∆y. The design is robust to lateral misalignment up to about ∆y ≈ 10 µm, which is straightforward to achieve in the assembly process.
We employ the inductive coupling scheme to couple a quarter-wave coplanar waveguide resonator to a measurement coplanar waveguide on a separate chip. This is shown in the circuit diagram in Fig. 2a . This circuit is complementary to the usual capacitive "hanger" measurement.
14 Here, the measurement waveguide is under the short-circuit side of the quarter-wave resonator, where the current is maximized. The mutual inductance M allows energy to enter and leave the resonator through the measurement waveguide; this is quantified by the coupling quality factor
where f 0 is the resonance frequency and Z 0 ≈ 50 Ω is the characteristic impedance of the coplanar waveguide. Following a calculation analogous to Ref. 14, we determine the normalized microwave transmissionS 21 through the measurement waveguide, given by
where Q i is the internal quality factor of the resonator, δx = (f − f 0 )/f 0 is the relative frequency shift from resonance, and e iφ is a phase factor accounting for a small series impedance mismatch ∆Z Z 0 . The inductive coupling geometry described in Fig. 1 can be varied quite a bit, with a feasible range of about two orders of magnitude in M , which equates to four orders of magnitude in the coupling strength Q c . We design an experiment to test this by building eight coplanar waveguide resonators, each with a slightly different length (hence resonance frequency), and each designed to have a different Q c . The various coupler designs are listed in Table I . The mutual inductance is proportional to the coupler length c . For resonator 1, we minimize Q c (increasing the coupling) by using wider ground plane spacing s c = 40 µm in the coupler, while for resonators 2 to 4, we gradually increase Q c by decreasing the coupler length c , and for resonators 5 to 8, we further increase Q c by introducing an intentional lateral misalignment ∆y between the coupler and the measurement waveguide.
The flip-chip assembly process is illustrated in Fig. 2b Fig. 1 ). The measured resonance frequencies f0 are within 10% of the design frequencies, and the frequency spacings are as designed for resonances 3-8 (the two lowest-Qc resonators were offset differently, perhaps due to their longer couplers). Outside the coupler region, the resonators and measurement transmission line are all coplanar waveguides with w = 20 µm and s = 10 µm, giving Z0 ≈ 50 Ω. The coupling quality factors Qc are based on the simulations in Fig. 1 , with inter-chip distance d = 6.5 µm.
film of aluminum on a clean double-side polished sapphire wafer and pattern the aluminum with photolithography followed by inductively-coupled plasma etching (Cl 2 /BCl 3 /Ar). We then pattern epoxy spacers (SU-8 3005 photoresist, 7 µm thick) prior to dicing the wafer. The epoxy spacers are only needed on one of the chips, and once the epoxy is hard-baked, it is resistant to solvents like acetone. We bond the two chips together in a standard manual mask aligner (Karl Suss MJB4), shown in Fig. 2b . We use the mask vacuum to suspend one chip upside down, transferring the vacuum through a machined acrylic plate. This chip remains fixed in place, and it is important that it is double-side polished and transparent for alignment. The second chip has the resonators and epoxy spacers. The epoxy pattern is designed to contain the photoresist "glue" and prevent it from spreading to the resonators. We use nLOF 2070 photoresist as glue; it has a suitable viscosity for manual application, fills the gap between the chips well, and dissolves easily in acetone. We did observe that after two thermal cycles to cryogenic temperatures, the photoresist becomes quite brittle. We apply the photoresist manually using a splintered wooden dowel, using about 10 nL, covering roughly 2 mm along the two opposite edges of the chip. In the mask aligner, we align the chips and then bring them into contact. We then solidify the photoresist by heating the acrylic plate with a hot air gun (Aoyue 852, air 100
• C, chips ≈60
• C, for about 10 minutes). A photograph of a completed assembly is shown in Fig. 2c , and in Fig. 2d , we show a scanning electron micrograph of the assembly, viewed at near grazing incidence. The two chips are separated by about 7 µm, with a typical tilt of about 0.03
• . Typical lateral alignment error is less than 2 µm in translation and 0.03
• in rotation, measured with vernier alignment marks included in the lithographic patterning. This is well within the tolerances suggested by the simulations in Fig. 1 .
We characterize the device by cooling it in a dilution refrigerator (base temperature 7 mK) and measuring microwave transmission S 21 through the device with a vector network analyzer (Agilent PNA-L). The device is wirebonded in an aluminum sample box with multi-stage magnetic shielding, the input line is heavily attenuated and filtered, and the output line includes a high electron mobility transistor amplifier at 4 K (Low Noise Factory) as well as room temperature amplifiers (Miteq AFS3). We show representative measurements in Fig. 3 . In  Fig. 3a, we measure transmission over a broad frequency range. The eight desired coplanar waveguide resonances are observed, ranging from 5.6 GHz to 6.2 GHz. There is an additional unidentified resonance near 4.5 GHz; it may be a slotline mode in the transmission line, a parallel plate mode between the chips, or a circulating mode around the perimeter of the floating chip. We reiterate that there is no galvanic connection between the two chips, which could support stray modes of this kind. In Fig. 3b , we show the detailed response for one resonance, the one with the highest Q c . The magnitude is normalized to approach 0 dB off-resonance, and we subtract a linear offset from the phase. Following Ref. 14, we fit Eq. 2 to the measurement, from which we extract f 0 , Q i , Q c , and the mean photon number n, which is proportional to the measurement power. We use similar measurements on the other resonances to determine their resonance frequencies, coupling quality factors Q c (which are power-independent) and internal quality factors Q i (which depend on power).
In Fig. 4 , we summarize the fit quality factors. Fig. 4a compares the measured coupling quality factors Q c to their design values, discussed above. We achieve the desired range of more than three orders of magnitude in Q c , illustrating this technique's flexibility. The measured Q c values are systematically lower than the design values; the simulations were two-port simulations as in Fig. 1 , and more comprehensive simulation geometries may yield better results. Significantly, the effects of coupler spacing s c , length c , and lateral offset ∆y are all consistent with the simulations . Fig 4b shows the measured internal quality factor Q i versus the mean photon number n, which is proportional to the drive power. We perform power-dependent measurements on the three highest-Q c resonances, as the measurement time is much faster when Q c ∼ Q i . We observe the characteristic sigmoidal behavior, where Q i decreases with n, reaching a plateau at the small n ∼ 1 limit, with Q i ≈ 5 × 10 5 . This is about an order of magnitude lower than the high power (n > 10 6 ) measurements, and is consistent similar single-chip resonator measurements.
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In conclusion, we have demonstrated a simple method for flip-chip integration using only basic photolithography equipment. The inductive coupling scheme we use here is robust to errors in inter-chip distance and alignment, and it allows designs with a wide range of coupling strengths. This technique is compatible with low-loss superconducting circuits, opening up a wide range of experiments integrating hybrid quantum systems, as devices with incompatible materials can be fabricated separately before being assembled together. A specific example is described in Ref. 7. 
